



# Advanced Microelectronics

Dr. Daniel J. Radack






# Flow of Talk

- Overview
- 25nm Transistors
- Vertical Devices
- 3D Integration
- Circuits and Structures



# Terascale Integration **MTC**

## 2D Transistors





## 3D Si Circuits



# Design Opportunity

MTC




100s of billions of 25nm  
transistors available for design of  
monolithic electronic systems



MTC

# Silicon Slot FETs




1. Etch slot

2. Spacer and  
Gate Ox




MTC

# Silicon Slot FETs




## 3. Gate electrode and junctions



Slot FETs functional



# Planar Double Gate




Simple device concept,  
difficult to self-align gates



# Folded Channel FET

MTC





Manufacturable double gate  
transistor



# Double Gate FET

MTC

$L_{gate} = 30\text{nm}$







# Vertical Devices

MTC

Interconnect

Gate



Substrate



Substrate

Channel engineering and greater  
functionality per area



MTC

# Vertical SRAM



Compact, low leakage, latching



# Interconnect Challenge **MTC**


Delay (ps)

**Gate delay**

250nm

Metal  
Interconnect


25nm





# 3D Integration

MTC




Integrated circuit on multiple layers



MTC

# Multiple Si Layers




ELO/CMP demonstrated for 2  
layers with low leakage transistors



# Pixel Processor

MTC




Local comm., constrained area





# 25nm Circuit Demo

MTC

250nm



25nm



Design rules for 25nm process



# Summary

- 25nm transistors work!
- Vertical devices have functionality/area advantages
- Moving toward integration and circuit experiments